Loading...
Skip to content
Tech Notes Tech Notes Taotek Tech Notes

Author:Keith

File checksum

Posted on January 29, 2020Updated on February 5, 2020by KeithCategories:Tools

Reference: MS certutil doc

C:> certutil -hashfile path-to-your-file SHA256

TaggedMD5SHA256

FlexLm licence info

Posted on January 29, 2020Updated on February 5, 2020by KeithCategories:Tools

How to find flexlm license users.

ModelSim environment variables

Posted on January 29, 2020by KeithCategories:ModelSim, Tools

license env variable: MGLS_LICENSE_FILE=port@ip

TaggedEnvironment variablesModelSim

Resets and synchronisers

Posted on January 29, 2020Updated on February 5, 2020by KeithCategories:Implementation

Links to Xilinx CDC and timing closure documentation.

TaggedCDCfanoutresetsynchroniserTiming closure

Vivado TCL scripting

Posted on January 29, 2020by KeithCategories:Coding, TCL scripting

See user guides ug835-vivado-tcl-commands.pdf and ug894-vivado-tcl-scripting.pdf

Taggedtcl

Vivado batch mode

Posted on January 29, 2020by KeithCategories:Synthesis

When invoking Vivado tools from DOS, you first need to run the file settings64.bat (located in your Xilinx install area e.g. C:\Xilinx\Vivado\2017.3) in order to get your path updated as appropriate. https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_3/ug975-vivado-quick-reference.pdf

Taggedbatch

FSM attributes

Posted on January 29, 2020by KeithCategories:Synthesis

“fsm_safe_state” attribute will direct Vivado Synthesis to insert logic into a state machine that specifies what should happen in the case of an illegal state. “power_on_state” attribute forces the state machine into the power-on state using Hamming-2 encoding detection for one bit/flip. Reference: 1) https://www.xilinx.com/support/answers/60799.html 2) UG901 v2017.4, Chapter 2 Synthesis Attributes, Page 47, https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug901-vivado-synthesis.pdf

Taggedattributessynthesis

OSVVM

Posted on January 29, 2020Updated on July 14, 2021by KeithCategories:Functional Coverage, Verification

Simple starter to using OSVVM. http://www.synthworks.com/blog/2013/05/16/functional-coverage-made-easy-with-vhdls-osvvm/ https://www.doulos.com/httpswwwdouloscomknowhow/vhdl/

TaggedOSVVM

Vivado ILA cross triggering

Posted on January 29, 2020by KeithCategories:Debugging

Vivado uses two different ILA cores when the design is being debugged with signals residing in two clock domains. As a result the hardware manager shows two different signal waveform window and separate triggers without any apparent way to have a common trigger signal between the two. Many times we have felt the need to …
Continue reading Vivado ILA cross triggering

TaggedILAVivado

Right Sidebar

  • Home
  • Login

Categories

  • Coding (3)
    • TCL scripting (2)
    • VHDL (1)
  • Implementation (1)
  • Integration (1)
    • Debugging (1)
  • Synthesis (2)
  • Tools (5)
    • ModelSim (3)
  • Verification (1)
    • Functional Coverage (1)

Tags

attributes (1) batch (1) CDC (1) Environment variables (1) fanout (1) ILA (1) MD5 (1) ModelSim (2) OSVVM (1) reset (1) SHA256 (1) synchroniser (1) synthesis (1) tcl (1) Timing closure (1) Vivado (1)
© Tech Notes. All rights reserved.
Back to top